
rst_n
clk_ref
clk_mon
mon_sync_reg[2:0]
RTL_REG_ASYNC
mon_rise0_i
RTL_EQ
mon_rise0_i_0
RTL_EQ
cnt0_i
RTL_ADD
mon_rise_i
RTL_OR
cnt0_i_0
RTL_ROM
cnt_i
RTL_MUX
cnt_i_0
RTL_MUX
cnt_reg[15:0]
RTL_REG_ASYNC
fault0_i
RTL_LT
fault_i_0
RTL_MUX
fault1_i
RTL_GT
fault_i_1
RTL_MUX
fault_i
RTL_MUX
fault_reg
RTL_REG_ASYNC
fault